From: dkristol@see-my.sig (David Kristola)
Subject: Re: Memory mapped registers (was Re: Cachi
Date: 1999/09/15
Date: 1999-09-15T00:00:00+00:00 [thread overview]
Message-ID: <7rn6js$3561@svlss.lmms.lmco.com> (raw)
In-Reply-To: 7rlc8g$cj8$1@nnrp1.deja.com
In article 1@nnrp1.deja.com, Robert Dewar <robert_dewar@my-deja.com> () writes:
>Well it is not portable, more portable means that you may
>get away with not having to rewrite it for a given port,
>but the huge danger, as apparently in this case, is that
The LWL/LWR & SWL/SWR problem was not a porting problem.
That code was original, and now sits on a tar tape in
a storage container locked in a room somewhere in building
151 (along with the hardware it ran on). The world is
safe from that bit of code (the unchecked conversion to
a 32 bit integer, the code that generated the LWL/LWR
sequence was altered long ago).
The LWL/LWR part worked. The SWL/SWR caused the hardware
to place bad data in an unintended register. Even if
the memory at the address functioned in a byte addressable
way, memory outside the register would have been written.
>the potential non-portability does not get flagged. By
>using a machine code insertion, you definitely flag this
>as something that needs looking at in a port.
I shall use machine code insertions for this sort of
implementation in the future. Thanks for pointing
out the potential problems.
Or, in other words: "Uncle!" ;-)
--djk, keeper of arcane lore & trivial fluff
Home: David95037 at aol dot com
Spam: goto.hades@welovespam.com
prev parent reply other threads:[~1999-09-15 0:00 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
1999-09-03 0:00 Caching & Annex C.6 Simon Wright
1999-09-05 0:00 ` Robert Dewar
1999-09-05 0:00 ` Simon Wright
1999-09-07 0:00 ` David Kristola
1999-09-08 0:00 ` Robert Dewar
1999-09-08 0:00 ` David Kristola
1999-09-08 0:00 ` Robert Dewar
1999-09-09 0:00 ` Memory mapped registers (was Re: Caching & Annex C.6) David Kristola
1999-09-09 0:00 ` Robert Dewar
1999-09-14 0:00 ` Memory mapped registers (was Re: Cachi David Kristola
1999-09-14 0:00 ` Robert Dewar
1999-09-15 0:00 ` David Kristola [this message]
replies disabled
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox