From mboxrd@z Thu Jan  1 00:00:00 1970
X-Spam-Checker-Version: SpamAssassin 3.4.4 (2020-01-24) on polar.synack.me
X-Spam-Level: 
X-Spam-Status: No, score=-0.9 required=5.0 tests=BAYES_00,FORGED_GMAIL_RCVD,
	FREEMAIL_FROM,LOTS_OF_MONEY autolearn=no autolearn_force=no
	version=3.4.4
X-Received: by 2002:a6b:b58a:: with SMTP id
 e132-v6mr1998960iof.87.1530549261558;
        Mon, 02 Jul 2018 09:34:21 -0700 (PDT)
X-Received: by 2002:aca:4787:: with SMTP id
 u129-v6mr2252718oia.4.1530549261381;
 Mon, 02 Jul 2018 09:34:21 -0700 (PDT)
Path: 
 eternal-september.org!reader01.eternal-september.org!reader02.eternal-september.org!feeder.eternal-september.org!news.uzoreto.com!weretis.net!feeder6.news.weretis.net!feeder.usenetexpress.com!feeder-in1.iad1.usenetexpress.com!border1.nntp.dca1.giganews.com!nntp.giganews.com!u78-v6no3122806itb.0!news-out.google.com!z3-v6ni2620iti.0!nntp.google.com!d7-v6no3154159itj.0!postnews.google.com!glegroupsg2000goo.googlegroups.com!not-for-mail
Newsgroups: comp.lang.ada
Date: Mon, 2 Jul 2018 09:34:21 -0700 (PDT)
In-Reply-To: <d047b034-dc35-4326-8129-b94ee26f67bb@googlegroups.com>
Complaints-To: groups-abuse@google.com
Injection-Info: glegroupsg2000goo.googlegroups.com; posting-host=76.113.16.86;
 posting-account=lJ3JNwoAAAAQfH3VV9vttJLkThaxtTfC
NNTP-Posting-Host: 76.113.16.86
References: <d047b034-dc35-4326-8129-b94ee26f67bb@googlegroups.com>
User-Agent: G2/1.0
MIME-Version: 1.0
Message-ID: <2ae5f66b-46ea-42d9-8af3-bacbaa60e03b@googlegroups.com>
Subject: Re: new DARPA initiative:  optimizing compiler to logic-gates+PCB
 target
From: Shark8 <onewingedshark@gmail.com>
Injection-Date: Mon, 02 Jul 2018 16:34:21 +0000
Content-Type: text/plain; charset="UTF-8"
Xref: reader02.eternal-september.org comp.lang.ada:53508
Date: 2018-07-02T09:34:21-07:00
List-Id: <comp.lang.ada>

On Saturday, June 30, 2018 at 9:50:29 AM UTC-6, Dan'l Miller wrote:
> https://www.eetimes.com/document.asp?doc_id=1333422#msgs
> 
> What the Electronics Resurgence Initiative (ERI) describes seems to be somewhere in the vicinity of Ada*+VHDL**+SPICE***+ATP****.
> 
> * e.g., for at least algorithmic description and data-structure/record-layout description, and perhaps general front-end/optimizing-backend architecture of bringing the concepts of a software compiler to ASIC/FPGA+PCB hardware
> 
> ** e.g., for digital-logic description
> 
> *** e.g., for analog-electronics modeling, especially on the PCB
> 
> **** e.g., automated theorem prover, for automated transformation in lifter, lateral, and lowering directions
> 
> $100 million bet is on the table at the DARPA casino.
> 
> (Around AD2000 or so give or take a few years, Shlaer-Mellor world thought this was going to be their space to dominate.  Their vacuum/void is someone else's to fill nowadays.)

Hm, this rather sounds a lot like my idea for a fully integrated HW/SW IDE.